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1. Digital Telemetry and Command: Efficient Estimates 
of Noise Variance in Block-Coded Telemetry, 
1. K. Holmes 
a. Introduction. Recently, a simple estimator of the 
noise variance was presented for biorthogonal block- 
coded telemetry systems, such as that used on Mariner 
Mars 1969. This estimator, using an order statistic (SPS 
37-46, Vol. IV, pp. 242-245; SPS 37-58, Vol. 11, pp. 37-39), 
provides a monitor for the signal-to-noise ratio. 
In SPS 37-46, an asymptotic formula was used to 
evaluate the variance of the estimator. More accurate 
results (to eight places) were obtained in SPS 37-58 by a 
direct calculatioil via the computer. In this article, the 
single-sample maximum likelihood estimate (MLE) of 
a, for a single-sample drawn from the largest of the 
absolute noise-only correlation values, is derived and 
compared to the one of SPS 37-58. I t  is shown that the 
single-sample estimator of SPS 37-58 is asymptotically a 
MLE. Also, the equation defining the A4-sample MLE is 
derived and shown to have a solution (estimate) different 
from the average of the single-sample MLE. Further- 
more, it is shown that the estimator of SPS 37-58 has a 
very high asymptotic efficiency when compared to the 
M-sample MLE and, therefore, under the existing ground 
rules, is best suited for the purpose of noise variance 
estin~ation. 
b. Review. The system for which the noise estimator 
was developed in SPSS 37-46 and -58 is a biorthogonal 
block-coded telemetry system. Since the code is biorthog- 
onal, only the upper half of the code dictionary need 
be correlated with the input, since the lower half will 
correlate to the negative of the first half. The code word 
presumed to be present corresponds to the correlator 
with the largest absolute value, the sign determining to 
which half of the code dictionary the code word belongs. 
The estimate of the noise variance considered here is 
obtained from the second largest absolute correlation 
value which is with high probability due to noise only, 
with the largest absolute correlation corresponding to 
the transmitted signal. This largest absolute correlation 
can, therefore, be used to estimate the relative signal level. 
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c. Single-sample MLE. The h4LE for the noise vari- 
ance that is obtained here is for a single sample obtained 
from the largest noisc-only absolute correlation term. For 
A4 samples, the estimate suggested in SPSs 37-46 and -58 
is the average of the single-sample estimator. If we have 
available the 11-vector 
of noise-only absolute correlation values [ n  + I = 32 in 
the (32,6) code] which can be rearranged in increasing 
order to form the order statistic 
then x(,,, will be the largest absolute correlation value. 
Because of the ground rules on the complexity of the 
estimator, only one of the "12" absolute correlation values 
can be used to estimate the noise variance. 
I t  has been shown (SPS 37-46) that, if ordering is 
allowed, the best estimator restricted to one correlation 
will use x(,,), the largest absolute correlation value. Since 
the samples are absolute values of gaussian random 
variables, the xi have a distribution function 
F (x)  = 2 [@(x)  - $1 
where 
" 1 (4 = lm exp (s) d t  ( 2 )  
The distribution of the largest is given by 
F (N~,,) 5 X )  = [2 @ ( r )  - I]", x 2 0 (3)  
To obtain the MLE, we must solve the following equa- 
tion : 
a 
-In [p(x)l = 0 
a: (4)  
where p(x) is the density f~nc t ion  associated with the 
distribution F(x). From Eq. (3), we have 
Differentiating and setting this equal to zero produces 
Integrating by parts and letting r/G= T, we have 
n - 1  1' 1zr" .- 
1 (21~)" exp (- :) (7) a(?.) - - 2 
Once we have the solution to Eq. (7), the single-sample 
h4LE is given by 
For the Ad-sample average, we would then use 
For n = 1, the solution to Eq. (7) is trivial, and our 
single-sample RilLE becomes 
But it is biased, since 
2x 
E(Q= 1 exp (g) ax = (+ .) Ih (11) 
The estimate of SPS 37-58 for 1% = 1 is given by 
which is, from Eq. ( l l ) ,  unbiased. In fact, all estimates of 
SPS 37-58 are unbiased for all n. Next, we show that the 
MLE and the estimate Y of SPS 37-58 are asymptotically 
(in 11) the same. 
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d .  Conzpariso~z of estinlates for large n. The estimate 
;is defined by 
where A,, is tabulated in SPS 37-58 and is defined by the 
- 
condition A,,E(x(,,,) = o; moreover, in SPS 37-46, u was 
shown to be asymptotic to 
Now consider the MLE 2 for large n. Note that as ?I 
increases, r must increase in order that Eq. (7) is satisfied. 
Now, rewrite Eq. (7) as 
ln (r2 - 1) - In (%)Ih ln (12) In (r) ln (G) 
-- 
r2 1, + + -  r2 r2 1 + 
- - - - 
r2 
- 
2 2 2 2 2 
We have, therefore, that as n+ co (and, therefore, as 
1.- '%I) 
r = [2 ln (n)] 'h + o(1) (16) 
Hence, 
Consequently, the two single-sample estimators in con- 
sideration are asymptotically equal, and, therefore, we 
coilclude that the estimate proposed in SPS 37-58 is 
asymptotically a single-sample MLE. 
e .  MLE for M samples. We now obtain the maximum 
likelihood equation which defines the MLE for A4 sam- 
ples and show that it is not the same as the average of 
the single-sample MLE. The distribution function of A4 
independent samples of a random variable distributed 
as the largest absolute noise correlation is given by 
If we take logarithms and differentiate and set the results 
equal to zero, we obtain an inlplicit equation for$: 
I t  is clear that the average of the single-sample esti- 
mate (Eq. 9) is not a solution to Eq. (17). In fact, it 
appears to be very difficult to obtain an explicit expres- 
sion for 2 from Eq. (17). However, the large-sample 
variance of this MLE can be found from a result given 
in Ref. 1 where, under rather general conditions satisfied 
here, it is shown that for a MLE $ of a single parameter 
a, we have 
for large Ad. The coefficient B: defined by 
has been obtained by use of the SDS 930 computer and 
is compared in Table 1 with C; of SPS 37-58. The coeffi- 
cient C; is defined by 
var (3 = C; a2 (20) 
As can be seen from Table 1, the asymptotic (in A4) 
efficiency of the estimator proposed in SPS 37-58 is quite 
high for all 11 considered. Clearly, any improvement by 
the use of nonlinear estimates would not be worth the 
Table 1 .  Comparison of numerical results 
JPL SPACE PROGRAMS SUMMARY 37-60, VOL. I1 
added complexity. Since for very large n it has been 
shown that both estimators are identical, it follows that 
It  is easy to show that the unrestricted MLE uses all 
the noise samples available and is given by 
And its associated large-sample variance (asymptotic in 
A4) is given by 
uZ 
var (GNL) = - 2 ~ 4 n  (23) 
I t  is not hard to show that for large, fixed M that 
var (%&Id = 
lim [ var (3 + var (9 ?I . -+ m I 
since both the variance of $ and decrease as [In (n)k2 
for large n, whereas the variance of GlnIr, decreases as wl. 
Therefore, MLEs based on the largest noise-only samples 
are asymptotically (in 7%) inefficient compared to unre- 
stricted maximum likelihood samples, but require more 
equipment complexity. However, for the (32,6) code the 
unrestricted MLE is only about 3 dB better than the re- 
stricted one proposed in SPSs 37-46 and -58. 
Reference 
1. Mood, A. M., lrltroduction to  the Theory of Statistics. 
McGraw-Hill Book Co., Inc., New York, N.Y., 1950. 
2. Digital Telemetry and Command: Quantization 
Requirements for the Multimission Telemetry System, 
J .  K. Holrnes 
a. Introduction. Quantization requirements for the 
data channel quantizers (Fig. 1) are considered here for 
the multilnission telemetry system (MMTS). The require- 
ments are determined for the following constraints: 
(1) Degradation of performance in the block-coded 
mode. 
(2) Degradation of performance in the uncoded mode. 
(3) Degradation of the accuracy of the signal-to-noise 
ratio (SNR) estimate in the block-coded mode. 
(4) Degradation of the accuracy of the SNR estimates 
in the uncoded mode. 
(5) Dynamic range considerations. 
This article considers biorthogonal codes which have 
been adopted in the MMTS to provide a block-code 
capability. Both a (32,6) and (16,5) code are provided. 
The receiver is composed of A4 ( M  = 32 or 16) correlators, 
even though there are 2M code words. This reduction by 
a factor of two is possible since the upper half of the 
code words is a complement of the lower half. If the 
receiver waveform is designated by .r(t), then the corre- 
lation values r i  are given by 
where T ,  is the code symbol time and Wi(t) is the ith 
code word. Hence, if r j  is the 1.i of largest absolute value, 
Wj(t) is chosen as the transmitted word if rj  > 0; other- 
wise, - W j  is chosen. After each symbol time, the symbol 
integrator values are quantized and used to form the 
correlation with the Ad-stored code words. 
In the uncoded mode, since the bits are decoded 
directly, there is no degradation in bit error probability. 
However, quantization increases the variance of the SNR 
estimate, and thereby degrades it. The accuracy of 
SNR estimates in the coded case is degraded by quan- 
tization as in the uncoded case. 
Dynamic range variations can be compellsated by 
increasing the quantizer range and number of levels 
sin~ultaneously so that the quantum levels remain at the 
same spacing. 
Fig. 1 .  Data channel 
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b. Quantizer model. To model the effect of the quan- 
tization, the quantizer's effect on the input signal plus 
noise must be developed. We consider the following 
model (SPS 37-45, Vol. IV, pp. 290-296) as illustrated in 
Fig. 2 for eight levels. Each input quantization level is 
L volts wide, and each corresponding output is at the 
center of its respective level, the dots in the figure. Alto- 
gether, there are 2k levels (k bit quantization) so, if DR 
denotes the dynamic range, then the spacing between 
levels is given by 
L = -  DR volts 27; 
The dynamic range is the range of input voltages that 
can be quantized with a maximum quantization error of 
L/2 volts. A voltage exceeding the dynamic range is 
truncated to the last level with an associated increase in 
quantization error. The basic assumption made here is 
that the distribution, given that the input voltage falls 
in a given level (of range L volts), is uniform in that level. 
The accuracy of this characterization would increase as 
the level size becomes smaller. Also, at the extremes 
of the quantizer the error probability density function is 
actually a section of a gaussian density. However, if the 
quantization is fine enough, the uniform density will 
still be a valid assumption. Hence, with the assumption 
of a uniform density in each level, we have that the mean 
square of the quantization error at each level is given by 
Since the range of the quantizer must be large enough 
to quantize the sum of the signal plus noise, one-half of 
the dynamic range is taken equal to the integrated signal 
Fig. 2. Quantization scheme for eight levels 
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synlbol AT, plus three times the standard deviation a 
of the integrated noise (SPS 37-45). Any larger samples 
are truncated, but they only occur with low probability 
and are assumed to have little effect. Therefore, the level 
size is given by 
AT, + 3a 
L = 2"-1 
since DR = 2(AT, + 3a). 
c. Word signal plus noise. We assume that a signal of 
amplitude A plus white gaussian noise of spectral density 
No/2 is the input to the integrator over the symbol time 
T,. The output of the integrator, assuming perfect syn- 
chronization, is 
AT, + N (5 )  
where 
The variance of N is given by 
N 
var (N) = 2 T, 2 
and, hence, the output symbol SNR, without quantiza- 
tion, is given by 
where E ,  is the symbol energy and is equal to A2T,. 
Now with quantization after the integration, more 
noise is added to the correlation with every symbol. Since 
in the coded mode 16 or 32 samples, each having uni- 
formly distributed random errors, are added up, we may 
assume that the effect of the quantization is to add 
gaussian noise of variance to the word correlator 
outputs. This follows froin the central limit theorem. 
The total variance becomes 
The new word signal-to-noise ratio, say SNR', with the which is the quantizer equation relating the required 
quantization effects included, is given by number of bits k versus p and the allowable degradation 
D dB. 
SNR' = M(ATs)2 No 
- T, + a: 
(lo) e. Requirements at threshold for the (32,6) and (16,s) 
2 codes. At threshold, which corresponds to a probability 
of word error equal to the allowable degradation is 
If we allow a maximum degradation to the SNR of 0.1 dB. For this error probability, for the (32,6) code, we 
D dB, then we require have, denoting EB as the bit energy, 
-- En - 2.9 dB 
No 
(11) so that the symbol energy per No is given by 
So, if D = 0.1 dB, then we have 
d .  Quantizer equation. Now we can write the quan- 
tizes noise variance from Eq. (3) as 
At this point, it is assumed that AT, and u are known 
exactly so that the dynamic range is known exactly. Since 
they are actually unknown, extra quantizer bits must be 
added to compensate for their variation. Using Eq. (14) 
in Eq. (12) produces 
This inequality yields a bound on the required number 
of bits of quantization. Solving, using Eq. (a), we have, 
letting p = E,/N,, 
-- 
32 Es - 2.9 dB - 10 log,, - = -4.37 dB (17) No 6 
In evaluating the quantizer equation we find that we 
must have k 2 4 for a maximum degradation of 0.1 dB. 
For the (16,s) code, it is found that E,/N, = -1.64 dB 
or again that k 2 4. Hence, at threshold k = 4 is sufficient 
for both the (32,6) and the (16,s) block codes if AT, and 
u are known a priori. 
f. Requirements at PEW = for the (32,6) and 
(16,s) codes. At PE,, = E,/N, = -0.82 dB, and 
with an allowable degradation of 0.2 dB for the (32,6) 
code, we have, from the quantizer equation, that we 
must have k 2 4 bits. Under the same conditions for the 
(16,s) code, it is found that we must have k 2 4 bits also. 
We summarize the results in Table 2. This table as- 
sumes that 2(AT, + 3u) = DR is held constant. In prac- 
tice, this is, of course, not true and an additional number 
of bits must be used to take up signal and automatic 
gain control variations. 
Table 2. Quantization requirements 
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g.  Quantization e#ect on PE in the zrncoded case. In 
the uncoded case, since decisions are nlade bit by bit, 
there is no degradation for any value of quantization as 
long as k > 1. 
- h. Qtlantization effect on the var (SNR) in the coded 
case. 
Absolzcte magnitzrcle meflzocl, randonz noise sample. 
This method estimates the square of the mean output 
and the variance fro111 the word correlation outputs and 
forms the ratio to estimate the SNR; call it R. The square 
of the meail is estimated with the signal presumed 
present (highest correlation), and the noise variance is 
formed from a random noise-only correlation. Due to the 
lllethod involved, it is possible with probability l/A4 that 
a ralldo111 selectiosl  ill not be available and, so in this 
case, a zero is outputed for the rando~n noise-only corre- 
lation. This effect increases the variance by approxinlately 
M / ( M  - 1). Its effect is neglected in what follows. 
The estimator is of the form (SPS 37-49, Vol. 111, 
pp. 306-311) 
where / xs 1 is the word correlation value with the signal 
present and 1 xi  I is the correlation value of a randomly 
A 
The variance of R is given by 
chosen noise-only correlation. To analyze this expression, 
A 
we may rewrite R in a manner similar to that given ill 
SPS 37-48, Vol. 111, pp. 209-212 
where 8,, and yll are, respectively, the random parts of 
the numerator and denominator. 
Under the assumption that with probability approach- 
ing one 
we have, to a good approxinlation, for 9% large enough 
Since the nulnerator and denominator of the estimate 
are unbiased, we have 
611 yn \ 
var (R) = -7 
IT 
After some algebra, we have 
4u2 2(, - 2) 
var - -  [(:is)'] - ~ I ( A T , ) ~ '  var (5) = -, 12 n (AT,)' 2. [&] = l[ln' - 
Therefore, the variance is given by Hence, the relative accuracy depends on two terms, 
one proportional to the noise-to-signal ratio and another 
A - 
A ( A T , y ) M c r o '  (T -2 )  
var (R) = ----- --- that is constant. If we write u2 (denoting the thermal 
U' [n(AT,)' + -1 12. (25) noise by cq,,) as 
and the relative variance is given by u2 = u:,, + U: (27) 
A 
we see that a degradation of 0.1 dB due to quantization 
.a,(%) = +[&+,- 2 1  (26) produces an increase in the relative variance of the esti- 
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mate that is less than 0.1 dB. This degradation in accu- 
racy can be easily removed, by increasing la by a factor 
of 1.023. At a degradation of 0.2 dB due to quantization, 
n can thus be increased to only (1.023)2n to remove the 
effects of quantization. 
Largest noise-only metlzod. This estimate uses a new 
denominator of the form (SPS 37-58, Vol. 11, pp. 37-39) 
where xi is the largest noise correlation in absolute 
value (excluding the signal correlation) from the ith re- 
ceived word. This method is described in SPS 37-58 in 
detail. Since this estimate has been shown to have a much 
lower variance for the estimate of the noise variance 
than the estimate used in the preceding paragraphs, the 
estimate for R using this noise estimate has lower vari- 
ance than the estimate described in the preceding para- 
graphs. The saving is 10.75 dB for the (16,5) code and 
11.9 dB for the (32,6) code. 
6 
i. Quantization effect  on unr (SNR) in the uncoded 
case. In this case, the estimator (SPS 3748) uses symbol 
values directly to estimate the SNR and is of the form 
which estimates (1/2) SNR. Since this estimate is biased, 
an improved estimate is used and is of the form 
A 
where Ril  is a function which has less bias than RL and 
is asymptotically unbiased for large lz for all values of 
RL. Its variance is given approximately by 
1 
var (R') = 12 (2RL + 2R;) (31) 
assuming that the noise is strictly gaussian. This assump- 
tion is reasonable since the sum of a gaussian plus a 
uniform random variable is essentially gaussian as long 
as the variance of the uniform is much smaller than that 
of the gaussian. The relative variance is given by 
SO if the variance a2 is composed of both quantization 
noise and thermal noise (gaussian), and if the quantiza- 
tion noise increases the total noise by 0.1 dB, we see 
that the increase in the relative variance is less than 
0.1 dB. 
j .  Dynanzic 1,ange considerations. Once the number of 
bits of quantization is determined for the case when the 
dynamic range is known, the variation in dynamic range 
must be included. However, once this factor F is known, 
the additional number of bits needed, k,, can be obtained 
from the equation 
k. Conclz~sions. The number of quantization levels 
needed for the MMTS has been obtained under the as- 
sumptioil that the dynamic range was set equal to a 
fixed value of AT, + 3 ~ .  Under actual operating condi- 
tions, AT, + 3~ will vary by a factor to be determined so 
that additional bits are needed. 
Two error levels were considered for the coded case, 
the first with the word error probability equal to lo-" 
and the second with the word error equal to The 
resulting degradation was shown to be negligible in each 
case if the number of levels derived here is adopted. 
3. Digital Telemetry and Command: Maximum Data 
Rate and Optimum Data Modulation Index, u. Timor 
a. Introduction. In a coherent comlnunication system 
using a phase-locked loop to track the carrier, the average 
error probability P, is a function of the total loop signal- 
to-noise ratio p ~ ,  the data modulation index I? ,  and the 
data rate. If P, is specified, then, for each PI., the data 
nlodulation index will determine the data rate which 
yields P,. Thus, given PE and p,, the rate is a function of 
the data modulation index. The purpose of this 1~7ork is 
to find the optimum modulation index and the lllaxinl~lll 
possible data rate ~vhich yield a given error probability 
P,; this is done for all data-rate-to-loop-band1viclt11 ratios. 
b. Analysis of the systenl., Consider a coherent com- 
mul~ication system using a phase-locked loop with one- 
sided bandwidth of b, to track the carrier. If P is the total 
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received power and 1"s the data modulation index, the 
probability density of the phase error + is given by 
where p, P/N+bL is the total loop signal-to-noise ratio 
and N+ is the one-sided spectral density of the noise. 
Let 1/T be the data rate and define 
to be the rate-to-loop bandwidth ratio. 
Then, for a completely coherent reception (no phase 
error), the data signal-to-noise ratio is 
However, there is a degradation of the performance due 
to the phase error, and the actual signal-to-noise ratio is 
R7, where 7 < 1 is the detection efficiency. 
The behavior of 7 was investigated by Tausworthe (SPS 
37-54, Vol. 111, pp. 195-201), with these results. For 6 << 1, 
the efficiency is given by 
where 
is the variance of sin +, T = 4t2, and 6 is the damping 
factor of the phase-locked loop. 
For S )) 1, the efficiency is given by 
= 1 @-I {L erfc [(+)''' cos +]p(+)d+))  
" kR 
where 
and 
2 uncoded or antipodal binary signals 
1 coded (orthogonal/biorthogonal) signals 
For intermediate values of 6, the detection efficiency can 
be expressed as 
where the interpolation factor a is a monotone increasing 
function of 6 and is given by 
Thus, given p ,  12, and 6, the detection efficiency 7 can 
be determined. 
c. The nzaxinzum rate-to-bandwidth ratio. Let Re, be 
the required signal-to-noise ratio to achieve an error 
probability of PE. The Re, must satisfy 
Re, = R", 
Substituting the expressions for R and 7, we get the 
following relation between Re,, p ,  12, and 6: 
where and p(+) depend on pL(l - 12), and a is a function 
of 6. 
Let the error probability, or equivalently Re,, be given. 
Then for each p,, 6 is a function of 12, given implicitly 
by the above integral equation. In particular, we are 
interested in finding the maximum of this function 
F,,,(pL, Re,), and the corresponding data modulation index 
I",,, (pL, Re,) which achieves this maximum. For a given 
total received power, noise density, and loop bandwidth, 
S,,>,, will give us the maximum possible rate at the required 
error probabilities. 
Since the integral equation cannot be solved analyti- 
cally, we must resort to numerical methods. The following 
algorithm was used: 
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(1) Re, and p, are fixed and a coarse search is made, to 
restrict Itpt to an interval of length 2h. We start with an 
arbitrary value I: and compute &(I:) and 8,(1,2 + 11) by 
solving, for each case, the integral equation. If 8, > a,, 
we compute &(I: + 2h), . . a ,  S,,(Ii + nh) until a,, < 811-1. 
We then have 
If 8, < So, we compute 8-, = 8(I: - h )  and so on, to get 
a similar interval of length 212 containing I&,. 
In the example computed, we took h,  = 0.1, la, = 0.01, 
and got 8 ,,,,, ~vithin 0.5%. 
(3) The computations are repeated for other values 
of p,. 
d .  Nunzericnl results. When p~ is large, I:,, + 1, since 
a very small fraction of the total power will be enough 
to get an almost coherent reception. Similarly, q+ 1, 
since the phase error is very small. Therefore, asymp- 
totically we have 
(2) We pick some I: in the above interval and repeat SI,,, (PL) + - PL 
the procedure with la, < h,  (e.g., la, = ho/lO). We then pi".  re^ 
have Zip, with an accuracy of t h ,  and 
For other values of p,, numerical calculations are 
8,,-1 5 S,, < 8,L-I + A s  necessary. The resulting values of 8,, and I:,, for sev- 
eral values of Re, and a wide range of p, are given in 
where Fig. 3 (uncoded signals) and Fig. 4 (coded, orthogonal/ 
biorthogonal signals). In both cases, the damping factor 
A s  = max[(8,,-I - &), (8,1-1 - S,,-2)] was taken to be [ = 1/21h (corresponding to T = 2). 
We can repeat the procedure with A., < la, until the ac- e. Application. The described results can be used in 
curacies of AT' and A8 are accepted. the design of coherent commullication systems. Given 
Fig. 3. Maximum rate/lsandwidth and optimum data Fig. 4. Maximum rate/bandwidth and optimum data 
modulation index for uncoded signals modulation index for coded (orthogonal) signals 
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the total loop signal-to-noise ratio and the required data 
signal-to-noise ratio, we can find the lnaximunl possible 
data rate and the optimuill data nlodulation index. For 
example, if 
P = - 157.5 dBmW 
N+ = - 180.5 dBmW/Hz 
bL = 6 Hz = 7.8 dBHz 
then 
If the data are uncoded, then from Fig. 3 we have the 
following results: 
(1) The optinlull1 data modulatioll index is 1" 0.7. 
(2) T h e  maximum possible ra te  a t  R e ,  = 3.311 
( P ,  = 5 .  lo-" is 6 Q DL = 39.5 bit/s. 
If we want a margin of A in the received data signal- 
to-noise ratio, we have to take the rate from the curve 
correspoilding to Rk, = Re, + A. 
f .  Conclusion. The design curves presented here can be 
used to select the optimum modulation index for uncoded 
as well as biorthogonal coherent communication systems 
over the entire range of possible loop signal-to-noise 
ratios and data rates. In the past, such design data were 
available in the form of approximation formulas (SPS 
37-44, Vol. IV, pp. 282-290) that were good oilly at high 
loop signal-to-noise ratios p~ > 10 and high rates 6 >> 10, 
or at very low rates 6 (( 10. The middle range, which 
covers the Marinel. hllars 1969 low- and medium-rate 
TEST 
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systems, had to be designed by trial and error. The 
graphical data presented here will considerably reduce 
the design effort for future missions. 
4. Digital Deviees Development: Screening Test Method 
for Low-Noise Voltage-Controlled Oscillators, 
R .  Winkelstein 
a. Introduction. A simple straightforward laboratory 
method has been developed for testing frequency noise 
in high-stability voltage-controlled oscillators (VCO). 
Such oscillators are key colnponents in digitally con- 
trolled programmed oscillators (SPS 37-36, Vol. 111, 
~ p .  54-67) in which control accuracies are desired to bet- 
ter than 10 parts per million. Since the VCO is controlled 
in a sampled-data feedback system, with a sampling 
period of 1 s, oscillator frequency stability between sam- 
pling times is highly important. 
The developed test method makes possible quantitative 
comparisons between similar VCOs, and has been used 
to screen out VCOs with unacceptably high noise levels. 
b. Systenz block diagram. Figure 5 is a block diagram 
of the test system. The VCO being tested is the search 
oscillator of a comnlercial frequency synthesizer and is 
referred to as "search oscillator." The output of the search 
oscillator is mixed with the output of a reference syn- 
thesizer and the difference frequency measured by a 
frequency meter. A dc voltage proportioilal to the input 
frequency is generated by the frequency meter and is 
used as the output test point of the system. This voltage 
also goes to an integrator which closes the loop by sup- 
plying the control voltage to the search oscillator. The 
SEARCH 
METER I INTEGRATOR OSCILLATOR 
1 
SYNTHESIZER I 
1 
Fig. 5. Test system block diagram 
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constants of the system allow the loop to control long- 
term frequency drifts of the search oscillator, but permit 
short-term frequency deviations to be readily visible at 
the output test point. 
Within each block of interest in Fig. 5 is shown the 
approximate Laplace transform gain function for the 
block. The frequency meter is a Hewlett-Packard Model 
5210 A with the calibrated offset option. When used in 
the loop, the meter range switch is set to 1 kHz, the 
meter scale expanded to "X 10," and the offset to 10. 
The dc output, taken from the discriminator output 
jack, is $1 V for a full-scale deflection of 1.1 kHz. Zero 
voltage output results from an input of 1.0 kHz, and 
-1 V is obtained when the input is 0.9 kHz. Thus, the 
gain constant K ,  is 0.01 V/Hz. The "X 10" amplifier 
within the meter has a frequency cutoff of 10 Hz, which 
can be approximated by a single pole in the transfer 
function shown by the term s/W, + 1. The parameter 
WJI, being 2rr times the cutoff frequency, is thus 62.8 rad/s, 
and s is the complex Laplace transform frequency. 
A schematic of the integrator is shown in Fig. 6. It  
consists of a unity gain inverter followed by an opera- 
tional integrator. Feedback polarity is set by means of 
the "feedback switch. The gain switch, when used in 
conjunction with the frequency meter range switch, is 
useful in initially locking the loop. During locked-loop 
operation, the gain switch is set to the 0.001 position, thus 
making K,  equal to 0.001. The 741s are integrated circuit 
operatioilal amplifiers and the 100-pF capacitor is a sub- 
miniature polycarbonate capacitor with greater than 
2000-Ma insulation resistance, nlade by Coinponent 
Research Co. Offset currents within the loop are can- 
celled by the offset control. 
INPUT 
The search oscillators tested by the loop were con- 
tained in modified Fluke synthesizers Model 644 A. The 
nlodification consisted of providing an expanded output 
of the search oscillator itself, independent of the front 
panel dial settings. The -1.0 digit on the search oscil- 
lator dial produces an output frequency of 1.0 MHz, and 
+1.0 digit on the dial produces a frequency of 5.0 MHz. 
For remote control, the -10 to +10 control voltage 
range could, therefore, produce a frequency swing of 
4 MHz. Thus, K ,  is equal to 0.2 X lo6 Hz/V. The search 
oscillator output f ,  is considered to be the sum of an 
ideal controlled frequency f ,  and a noise frequency f,,. 
The purpose of this test method is to measure the effect 
of f,,. 
c. Loop analysis. Multiplying the individual transfer 
functions, the open loop gain Go is found to be 
Since the phase shift is less than 180 deg at  the unity 
gain point of approximately 0.3 Hz, the closed loop is 
stable. I t  may be noted that phase shifts in the frequency 
meter beyond that shown by the approximate transfer 
function in Fig. 5 caused the loop to become unstable 
when the loop gain was increased by switching the inte- 
grator gain control from 0.001 to 0.01. 
Since the purpose of the loop is to measure f ,  by mon- 
itoring the voltage E,, the closed-loop transfer function G 
between f,, and E, is of prime interest: 
gain of frequency meter G =  1 + Go 
OFFSET CONTROL 
+15 V 
SWITCH 
I I 0.001 0.01 0.1 1 
G A I N  SWITCH 
Fig. 6 .  Integrator 
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After substitution and algebraic manipulation, 
Factoring the denominator gives 
Since WN is much larger than KlKzK3, the radical may be 
simplified by approximating it with the first two terms of 
its binomial expansion 
and so 
G =  SKI WN - 0.628 S (S + K, Kz K,) (S + Wdi) (S + 2) (S + 62.8) 
Thus, the transfer function is equivalent to a bandpass 
filter with corner frequencies at 0.3 and 10 Hz. Gain in 
the passband is K,, which is equal to a 0.01-V/Hz devi- 
ation. 
d .  Test results. Figure 7 is a portion of a strip chart 
recording of a particular test run. The reference synthe- 
sizer was set to 1,001,000 Hz, forcing the search oscillator 
output to be approximately 1 MHz. From the record, it is 
2 s/cm 
Fig. 7. Test run 
seen that the maximum p e a k - t ~ - ~ e a k  deviation in a l-s 
interval can be as high as 50 Hz, although the root-mean- 
square deviation is considerably less. At search oscillator 
frequencies of 3 and 5 MHz, observed deviations were 
reduced by a factor of 2. 
This type of performance was acceptable. Of three 
modified synthesizers tested, the response of the first was 
as shown in Fig. 7; a second unit had periodic deviations 
in the order of 200 Hz, and the third unit had deviations 
in the order of 500 Hz peak-to-peak. Seven more search 
oscillator VCO units were supplied by the manufacturer 
and two units whose performance was equivalent to 
Fig. 7 were substituted in the second and third synthe- 
sizers. These test results show that it would be highly 
desirable to include this test in the test specifications of 
synthesizers with VCO-type search oscillators. 
5.  Information Systems: Toward Deep Space Station 
Automation Software-REGEN, A Binary-to-Symbolic 
Translator for the SDS 900 Series Languages, 
J.  W. Layland 
a. Introduction, One article in SPS 37-59, Vol. I1 (pp. 
48-54) and two subsequent articles in  this volume 
(pp. 22-31) discuss algorithmic methods for assembling 
multiprogramming software packages. These algorithms 
could be applied manually to the symbolic decks of the 
programs, automatically to the symbolic decks by a 
program-combining program, or automatically to the 
binary load modules by a very sophisticated loader. This 
latter alternative is desirable for conservation of time 
and storage if several packages utilizing almost the same 
set of programs are to be generated on demand. This, of 
course, requires that timing information be  supplied via 
the binary language and that programs must be written 
which interpret the binary language in greater detail 
than does the manufacturer-supplied loader. 
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With relatively few additional programs, the programs 
necessary to interpret the binary language for a multi- 
program scheduler can become a binary-to-symbolic 
language translator. Because its duties are well defined 
and its product is more visible, the translator can be 
written and "debugged much more easily than could 
the multiprogram scheduler. Programming of the sched- 
uler when it is eventually done will be an easier task with 
the important binary language interpreting routines al- 
ready extant. 
The binary-to-symbolic translator is also interesting 
and useful in its own right for the modification and 
manipulation of programs for which only the universal 
binary language version is available, the symbolic version 
having been lost or being otherwise not available. This 
article describes REGEN, a binary-to-symbolic translator 
for the SDS 900 series languages. 
b. Program operation. The binary-to-symbolic trans- 
lation program operates under control of the SDS MON- 
ARCH system. All input/output operations are performed 
by the system library routines TVITAPE, CDRP, PYTIO, 
and PRINT. The input and output devices are selected 
by a "AASSIGN" message to MONARCH prior to load- 
ing REGEN. In this assignment message, "BO" specifies 
the source of the binary program to be translated "Xl" 
specifies a scratch magnetic tape, "SO" specifies the sym- 
bolic output device, and "LO" specifies the list output 
device. REGEN will produce, under breakpoint control, 
either a symbolic deck which may subsequently be modi- 
fied and assembled, a code listing whose format closely 
approximates the format of the listing produced when 
the input program was initially assembled, or both. If 
they are set during the initialization for any program, 
breakpoint 3 deletes the list output and breakpoint 4 
deletes the symbolic output. If breakpoint 1 is set, 
REGEN will pause before translating each program. 
Figure 8 shows an example of translator operation. 
Figure 8a shows the assembly listing of a very short 
program, Fig. 8b  shows an octal dump of the binary 
tape for this same program, while Fig. 8c shows the 
listing produced by REGEN from that binary tape. Al- 
though it is not nearly as understandable as the original 
annotated listing, the regenerated listing is far more useful 
than the octal dump, should the original listing be un- 
available. All external labels, both references and defini- 
tions, are inserted a t  the appropriate place in the 
regenerated deck. Locations which are referenced but do 
not have an external label are provided with an internal 
label based upon their address. This internal label con- 
sists of an alphabetic-hexadecimal address with z = 0, 
I = 1, . . ., Y = 15, preceded by a prefix which is A9, 
R9, or C9, depending upon whether that location is 
absolute, relocatable, or common relocatable. Because the 
problem of differentiating data from instructions is sim- 
plified when all program addresses are relocatable, the 
output from the translation of a relocatable program will 
be much more understandable than the output of an 
absolute program. 
c. SDS binary latzguage. The SDS universal binary 
language can be used to express many more varied 
descriptions than can be expressed by any of the existing 
900-series language processors. Here the basic organiza- 
tion of that language is described. A complete description 
may be found in the SDS MONARCH or real-time 
R4ONITOR manuals (Refs. 1 and 2). 
A binary ~ecord consists of up to 31 words of data. The 
first word of the record is a control word which specifies 
the record type, word count, and mode (binary), and 
contains a parity check on the words of the record. The 
first three bits of the control word designate the record 
type: types 000 through 011 are text records, external 
references and definitions, programmed operator refer- 
ences and definitions, and END records, respectively; 
type 101 is a data statement record for FORTRAN IV. 
The second word of a text record contains the address 
at which this text group is to be written, two one-bit 
flags which specify whether this address is absolute, relo- 
catable, or common relocatable, and four one-bit flags 
which signify the presence of address modifier words for 
the text words of the record. This is followed by up to 
twenty-four text words, and, if specified by the flags in 
word 2, up to four address modifier words. Each modifier 
word contains one bit for each text word. This bit is a one 
if the associated word is to be modified for load, common, 
progranln~ed operator, or special input/output relocation. 
Type 001 and type 010 records contain up to ten 
three-word label items. The first two words of each 
item contain the eight-character binary-coded decimal 
name. The third word contains a two-bit subtype desig- 
nator, and for most subtypes, the address to which that 
name applies and the address modifier flags. For type 010 
records, this third word also contains the programmed 
operator sequence number. 
External references are described by "chaining." The 
external reference item address is the address in the text 
of the last reference to that label. The address in that 
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2 SK'\ 
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Fig. 8. Short example of program translation: (a) assembly listing, (b) binary tape, and (c) REGENerated listing 
cell points in turn to an earlier reference to the label, 
ultimately pointing in the program text to the first ref- 
erence to the external reference label. 
The second word of an END record c o ~ ~ t a i l ~ s  the 
address of the next available locatioll after the current 
program. A transfer address word and nlodifier word 
follow optionally. The data statement record is not gen- 
erated by any of the processors under MONARCH. 
d.  Progranz organization. REGEN makes three passes 
through the binary text of a program, as it translates it. 
During the first pass, the input records are read, checked 
for conformity to the syntax of the binary language, and 
all legal records are transferred to the X1 file. Illegal 
records are identified if possible and their identity added 
to the list output. Data statement records, should they 
be encountered, are octally dumped onto the list output 
during pass 1 and not used again. 
Three lists are built during pass 1 for later processing. 
A list of all addresses which are the arguments of instruc- 
tions begins at  the end of the REGEN program and its 
input/output handlers, and grows upwards. A list of ex- 
ternal definition items begins just below the MONARCH 
resident in upper memory and grows dowawards. Since 
all external definition records must precede all external 
reference records, the definition list is closed before any 
external references are encountered. A list of external 
references begins at the end of the definition list and 
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grows downwards. List formats are compatible with the 
formats of the external definition items in the SDS binary 
language. Pass 1 is complete whenever the end record is 
encountered. 
If any external references appear during pass 1, their 
chains must be completely identified before actual trans- 
lation can begin. During pass 2, the XI file is read back- 
wards and the reference chains are followed through the 
text records. Each new location where a reference occurs 
is inserted into the address portion of the external ref- 
erence item in its list. This location is also removed from 
the address list where it was placed during pass 1. Pass 2 
is complete whenever all reference chains have been 
followed to the first reference in each. 
Actual translation and output formatting is performed 
during the third pass. Prior to performing the third pass, 
the address list is sorted into monotonic order for ease 
in searching, and a program block list is established 
which designates the range over which the location 
counter varies within the program being translated. The 
block list ensures that all cells which are referenced are 
assigned a location. During pass 3, the location counter 
is stepped sequentially through the range of the program 
while the text records are read from X1. If the location 
appears on the external definition list, the appropriate 
external label is inserted in the output format. If it ap- 
pears in the external reference list, the instruction oper- 
and is replaced by the appropriate external label. If it 
appears in the address list but is not externally defined, a 
hexadecimal label is manufactured for it as described 
previously. If it is required by the instruction in the text 
word, a hexadecimal label is similarly manufactured for 
the instruction operand. 
The final listing output line format closely approxi- 
mates the listing format for a symbol assembly, consist- 
ing of an octal representation of the text word, the card 
number, and the label, operation mnemonic, and operand 
for the symbolic card image. REGEN's symbolic output 
consists of only the symbolic card image portion of the 
same line. Pass 3 is complete when the end record is 
again encountered. 
REGEN consists of approximately 2200 METASYM- 
BOL cards, and assembles into a program which occupies 
approximately 3K words, exclusive of the input/output 
subroutines. Except for the sorting of the address list 
between pass 2 and pass 3, all operations are limited by 
input/output speed on the SDS 930. 
e.  Conclusion. This article describes the operation of 
a binary-to-symbolic translator for the SDS 900 series 
languages. Although this effort was initiated merely with 
the intent of familiarization with the SDS binary lan- 
guage-the ultimate goal is a sophisticated multiprogram 
scheduling loader-this translator can be an extremely 
useful tool for the examination and manipulation of pro- 
grams whenever their symbolic source is not readily 
available but their binary version is. 
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6. Information Systems: Range-Doppler Display 
System, A. I .  Zygielbovm 
a. Introduction. Advances in the transmitter and re- 
ceiver capability of the Goldstone DSN Development 
Facility prior to the most recent Venus conjunction have 
necessitated the use of more sophisticated processing 
than was used on previous planetary range-doppler radar 
observations. In particular, a real-time display of the data 
and partial maps were required to permit experimenter 
intervention in the process of iterative averaging of data 
from mapping many days. A digital video display system 
(DVDS) was designed to provide this display. 
The display consists of an interface to the SDS 930 
computer, a data handler, an oscilloscope interface, and 
a large-screen oscilloscope. With appropriate software 
support, the display provides the real-time interaction 
required by the Venus range-doppler mapping effort. 
b. Design considerations. For the display of the Venus 
radar data, the DVDS had to be capable of displaying an 
image of 80,000 picture elements flicker-free with a max- 
imum number of grey shades. To present a satisfactory 
image, human visual response had to be considered. 
The human observer detects logarithmic brightness 
change (Ref. 1). A grey scale is defined by equal decibel 
graduations. Oscilloscope n~anufacturers (Tektronix and 
Hewlett-Packard) claim that eight grey shades can be 
distinguished on a cathode ray tube (CRT). Experiinents 
by the author indicate, however, that twelve grey shades 
are discernible, although barely. 
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The displayed image must be stable and linear. Lin- Table 3. Representative phosphors and their 
earity differences of less than 1% are easily noticeable. characteristics 
Also, any "breathing" or jitter of the image is bothersome 
because the human eye has reflexive motion sensors. I 
To prevent flicker, the projected image must be re- 
freshed frequently. A human observer sees flicker if a 
light source is interrupted at a frequency lower than the 
critical flicker frequency (CFF). Figure 9 plots CFF with 
respect to the light-to-dark ratio (LDR) and the image 
luminance (Ref. 1). 
The CFF is an important factor in the selection of a 
CRT phosphor. As the LDR is increased, the CFF de- 
creases. A CRT with longer persistence will require lower 
refresh rate. Table 3 lists various phosphors and their 
corresponding decay and required refresh rates for a 
variable contrast picture (Refs. 1 and 2). A nearly full 
bright picture necessitates a higher refresh rate. The P 1 
phosphor was chosen for the DVDS. This phosphor 
requires a 26-Hz refresh. rate at low contrast and approxi- 
mately 40 Hz at high contrast. 
c. System design, The DVDS requires a high data 
transfer rate. To satisfy this, the data multiplex system 
(DMS) is used to take data from the SDS 930 computer 
memory. The DMS can operate at nearly full memory 
bandwidth and needs only minimal software and hard- 
ware interfacing. 
To make the display as versatile as possible, the system 
was designed to project a picture of up to 120,000 ele- 
ments. Since at least 40 frames/s must be presented to 
eliminate flicker, a picture element rate of 4.8 MHz is 
required. This requirement, together with the memory 
transfer bandwidth of 13.7 Mbits, limits each picture 
element to three bits, i.e., eight grey shades. A four grey 
shade (2-bit) and an on-off mode are also implemented 
for flexibility in future use. 
/ / \ 
d. Data multiplex system. The SDS 930 computer has 
three well-defined input/output interfaces. Referring to 
Fig. 10, which is the SDS 930 organization, the available 
paths to memory include the time-multiplexed communi- 
cations channel (TMCC), the parallel input/parallel out- 
put (PIN/POT) channel, and the DMS. The TMCC is 
the normal input/output path for peripherals such as 
magnetic tapes and line printers. PIN/POT channels are 
used for 24-bit parallel word transfers at slow transfer 
I 2 3 4 rates. Both paths are controlled directly by the central 
LOG INTENSITY, c d t 2  
processing unit (CPU). 
LDR =o.o3 
Fig. 9. Human visual response to flicker The DMS is a device-controlled second path to mem- 
(taken from Ref. 31 ory. Although the CPU must supply word count and 
The format of the data is a two-dimensional array of 
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points. Each point is designated by position and intensity. 
This format lends itself to display by a TV-type raster scan. 
I NTERRUPTS 
OPERANDS I I 
I MEMORY CENTRAL .. - . -~ I PKOCESSOR 
I / TIME-MULTIPLEXED COMMUNICATIONS CHANNELS I 
I DATA MULTIPLEXING SYSTEM I 
W Y 
MAM MULTIPLE ACCESS TO MEMORY 
DMC DATA MULTIPLEXING CHANNEL 
SKS SKIP IF SET 
Fig. 10. SDS 930 organization 
starting location to the external interlace, an external 
device can write into, read from, and increment core 
cells without CPU intervention until word count is ex- 
hausted. In the current application, the DMS is used 
only for readout. 
The DMS is controlled through three data lines. Upon 
activation by the CPU, the DVDS inoves these lines to 
the proper levels for readout under control of the external 
interlace (EIN). From this point until zero word count, 
the DVDS requests data from the core memory as needed 
to fill its buffers. 
Two memory locations, even and odd interlace words, 
are reserved for use by the DMS. The programmer can 
command the DMS to use the data in either interlace 
word first and then cycle between the two. Upon activa- 
tion, the DMS reads out the first interlace word. When 
the DVDS requests data, the word count is decremented 
by one and the starting address incremented by one 
immediately before data is outputted. When the zero 
word count is reached, an interrupt (ZWZ) fires to alert 
EOM 
SKS 
POT/PIN 
the CPU. The DMS then replaces the exhausted interlace 
word and reads the other interlace word. Since the DVDS 
outputs one line per interlace word, the ZWC interrupt 
indicates end of line. 
I t  is important to note that the DMS has priority over 
the CPU in accessing any memory location. Therefore, 
in the accessing and replacing of the interlace words, the 
DMS steals two cycles from the CPU. This, of course, 
prohibits operating the DMS at full bandwidth in a bank 
of memory containing the program because the DMS 
would lock out the CPU. 
e.  Data display. Data to be displayed are stored in 
core as an array of X scan lines. The first word of each 
line contains the Y-axis location. For example, refer to 
Fig. 11, picture array segment. The Y axis is controlled 
by a 9-bit digital-to-analog converter. The Y location is 
thus randomly selectable. 
Data can be presented in three modes: (1) three bits 
of Z modulation (8 grey shades), (2) two bits (4 shades), 
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BIT: 15 23 -Y LOCATION I N  bits 15-23 
N FIRST WORD OF LINE 
MSD 
0 
LSD 
23 
N + 1 
NEW LlNE 
OR 
MSD MOST SIGNIFICANT DIGIT 
LSD LEAST SIGNIFICANT DIGIT 
0 6 7 5 4 2 3  
N + 1  
Fig. 12. Picture array organization 
1 8 GREY SHADE 
Fig. 1 1. Picture array segment 
OR 
0 1 2 3 0 2 3 1 1 0 3 2  
or (3) one bit (on-off). Therefore, 8, 12, or 24 picture 
elements are packed per computer word in the three 
modes. The data are read out to the display, the most 
sig~lificant digit first. A typical picture array is shown in 
Fig. 12. 
4 GREY SHADE 
The X axis call be stepped one, two, or four units for 
every picture element. Between-word blanking, as well 
as blanking between scan lines, is provided by the Z 
channel in order to allow the X and Y channels to settle. 
Picture elements are presented for an equal time, re- 
gardless of the Z mode. Therefore, in the 3-bit mode, data 
are read out every machine cycle. In the 2-bit mode, 
data are needed in 2 out of 3 cycles, while only 1 in 3 
cycles is accessed in the 1-bit mode. 
f. Hardware description. Referring to Fig. 13, DVDS 
block diagram, the DVDS is divided into three parts. 
The computer interface control (CIC) con~mands the 
DMS to access and output data. It  also senses, by means 
of the ZWC interrupt, that the end of line has been 
reached, in order to reset the X axis and route the first 
word of the next line into the Y-axis digital-to-analog 
buffer. 
The mode control is set to its desired state by an 
EOM-POT sequence. Two octal digits in the POT com- 
mand designate the Z-axis mode (1, 2, or 3 bits) and the 
X step (1, 2, or 4 units). The mode co~ltrol also selects 
the DblS request rate to once each machine cycle, twice 
in three cycles or once in three cycles, as explained 
earlier. 
The data control routes data into the Y-axis digital-to- 
analog buffer or Z-axis shift register. Data (24-bits) are 
stored in the data acquisition buffer until the Z-axis shift 
register is emptied. The data coiltrol also functions to 
infor111 the oscilloscope digital control (ODC) that data 
is ready for transfer. 
The CIC operates at SDS 930 speed and uses the 
1.75-ps computer clocks. The ODC operates on an in- 
terl~ally generated 15-MHz clock. This clock is turned on 
only when needed and is turned off after the Z-axis shift 
register has been emptied. 
The ODC operates on a basic cycle of three clock 
pulses (Fig. 14). The basic controller, the display timing 
control (DTC), is a three-counter with a fourth state for 
initialization. The DTC is set to the fourth state at the 
beginning of the processing of one computer word. This 
state enables the parallel data transfer from the data 
acquisition buffer to the Z-axis shift register. The Z reg- 
ister call be shifted one, two, or three steps per cycle 
depending upon the Z-axis inode selected. 
The X axis is stepped once at the beginning of each 
cycle by adding a known charge to the operational ampli- 
fier integrator. At the end of the line, a reset pulse 
discharges the integrator storage capacitor and sets the 
beam back to the beginning of the line. 
During retrace and X step, the beam is blanked. The 
Z channel is unblanked at the end of the X step. Because 
the tunl-on time of the Z channel approximately equals 
the settling time of the X channel, a stable picture ele- 
ment is projected. 
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Due to the extremely high speeds required, a 20-MHz As stated earlier, the Y-axis word is the first word of 
oscilloscope-the ~ ~ ~ , l ~ t t - p ~ ~ k ~ ~ d  1 3 0 0 ~ - ~ ~ ~  chosen 
the line. After the end of line interrupt, this first word 
as the display oscilloscope, The Z-channel amplifier of 
is gated into the Y-axis digital-to-analog buffer. This this osci~~oscope has been slightly modified to improve 
digital-to-analog converter, a 9-bit device, is allowed its response. 
2.25 ps to settle before projection of the first picture ele- 
ment. The 2-channel digital-to-analog converter is an g. DVDS programming. The DMS has an activation 
8-level current select network. It  provides one out of sequence consisting of two EOM-POT instructions. The 
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j 7 0 n s t -  p-';~;':~-@j The deactivate sequence is simply 
FASTCLOCK I\ A A A A A EOM 70234 
PARALLEL DATA 
TRANSFER ENABLE '-1 POT = O  
SHIFT ENABLE ~4 As indicated previously, at the ZWC interrupt, the 
last interlace word must be replaced, since i t  is destroyed 
- 
SHIFT ENABLE 
by the DMS. The interlace words contain the word 
count in bits 0-8 and the starting location minus one in 
bits 9-23. Thus, to output one line, the interlace is loaded 
SHIFT ENABLE 'fl with the number of computer words in the line as well 
as the location of the Y-word minus one. 
Z-CONVERT u-upu 
X-STEP n 
Fig. 14. Display timing 
first EOM activates the DMS to control mode. The asso- 
ciated POT controls the end of record or zero word 
count interrupt arming, interlace word cycling, and 
designates the first interlace word. 
The second EOM sets the DMS to buffer control mode. 
The lower 12 bits of the succeeding POT'ed word are 
decoded by devices attached to the DMS. Thus, the 
activate sequence is 
EOM 72234 234 is the DSC number 
POT = 6 6 designates ZWC inter- 
rupt and cycling 
EOM 70234 
POT = Z X 2 21 is the DVDS designation 
The octal digits Z and X have the following meaning: 
Table 4. Typical ZWC interrupt routine 
LC = number of lines (i.e., 200) less 1 
LCA = decremented line count 
WL = number of words/line (39) 
LIW = last interlace word used 
FIW = first interlace word, i.e., 
1st LINE Y LOC- 1 
064 BRM 600 
600 PZE 
XMA LIW save A and LDA with LIW 
SKR LCA skip if line count < 0 
BRU 700 to continue frame 
LDA LC reset to original 
STA LCA word count 
LDA FIW reset to FIW 
STA 0234 even interlace word 
STA 0235 odd interlace word 
XMA LIW reload A 
BRU +600 
700 XXA continue frame, put LIW into X 
EAX 18,2 increment X by 1 8  
STX 0234 
STX 0235 
LIW to A 
XMA LIW reload A 
BRU +600 
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A typical ZWC interrupt routine for a line length of 
304 picture elements in the 3-bit 2-mode (38 computer 
words plus one Y-word or 39 computer words) is given 
in Table 4. 
h. Applications. The DVDS is used to display plan- 
etary radar maps of Venus. Successive iterations can be 
shown so that convergence of the algorithm can be 
checked. The DVDS can be used to produce motion 
pictures or moving displays, such as can be used to ex- 
amine the behavior of the Viterbi decoder for convolu- 
tional codes (SPS 37-54, Vol. 111, pp. 171-177). Finally, 
the system is useful as a very fast X-Y plotter. Current 
software plots approximately 7000 data points per second 
into the raster scan line array. 
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7. Information Systems: Scheduling Algorithms for 
Multiprocessors in a Hard Real-Time Environment, 
C. 1. Liu 
a. Introduction. Scheduling algorithms for a single 
processor in the hard real-time environment were studied 
in SPS 37-59, Vol. 11, pp. 48-54, and in a companion 
article in this SPS (pp. 31-37). In this article, we report 
some results on scheduling algorithms for multiple rather 
than single processors. Few of the results obtained for 
a single processor generalize directly to the multiple 
processor case; bringing in additional processors adds a 
new dimension to the scheduling problem. The simple 
fact that a task can use only one processor even when 
several processors are free at  the same time adds a sur- 
We define two sets of functions: 
prising amount of difficulty to the scheduling of multiple 
processors. As in the single-processor studies, we assume 
that all tasks to be executed on a priority basis have 
periodic requests, fixed computation time at each re- 
quest, and deadlines which correspond to the subsequent 
request for each task. A discussion of the appropriate- 
ness of these assumptions to the DSIF can be found in 
SPS 37-59, Vol. 11, pp. 48-54. 
b. Period-driven scheduling algorithm for nzultipro- 
processors. Suppose m tasks are to be scheduled on n 
processors by the period-driven scheduling algorithm. At 
any instant, then, among those tasks demanding proces- 
sor time, the n tasks with the shortest periods will be 
executed. (Of course, if there are less than 12 tasks de- 
manding processor time, all of these tasks will be exe- 
cuted.) As is expected, the period-driven scheduling 
algorithm for multiprocessors is not optimum. To see this, 
we note that for two processors and a set of three tasks 
wi thTl=4 ,Cl=3 ,T ,=4 ,C,=3 ,T ,=5 ,andC,=2 .5 ,  
the period-driven scheduling algorithm is not even 
feasible. 
We have not been able to obtain a necessary and 
sufficient condition on the feasibility of the period-driven 
scheduling algorithm. The results here provide a suffi- 
ciency test on feasibility. 
We study first a special case where .12 + 1 tasks are to 
be scheduled on n processors. Without loss of generality, 
we assign each of the n tasks with the shortest periods to 
a dedicated processor. The task with the longest period 
will run on any of the n processors whenever a processor 
becomes free. In other words, the task with the longest 
period will be run as a background task to the n tasks 
with shorter periods. Given the values of T I ,  T, ,  . . ., T,,,,, 
C,, C,, . . ., C,,, theorem 1 gives a lower bound to the value 
of C,,,, such that the period-driven scheduling algorithm 
is feasible. 
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for j = 1, ..., 12, where the 6j's are computed recursively 
as 
for i = 2, ..., 12. The notation [x] means the greatest 
integer less than x and {x) = x - [x], the fractional part 
of x. 
Theorem 1.  A lower bound S,,,, to the value of C,,+, 
such that the period-driven scheduling algorithm is fea- 
sible for C,,,, < 6,1+1 is 
Proof. By the background computatiorz time on a set of 
processors, we mean the total amount of non-overlapping 
processor time on these processors available to a back- 
ground task, Note that the word "non-overlapping" is 
important, because even when several processors are free 
at  a certain instant, the background task can make use of 
only one of these processors. 
We show first that 6 ,, i = 1,2, . . ., n, is a lower bound 
to the background computation time on processors 
1,2, . . ., i within each cycle or task i. We note that within 
a cycle of task i, the ith processor will be occupied by 
the ith task for C ,  seconds and will then be free for the 
subsequent T ,  - C ,  seconds. We now want to estimate 
the  background computat ion t ime on processors 
1,2, . ., i - 1 during the C ,  seconds when the ith proces- 
sor is occupied by the it11 task. We claim that within any 
C ,  contiguous seconds, the background computation time 
on processors 1,2, ..., j is lower-bounded by g,(C,). We 
note that within each cycle of task j there are at  least 8, 
seconds of background computation time on processors 
1,2, ..., j. Moreover, at least C,  of these 6 ,  seconds are 
available at the end of a cycle. Within C ,  contiguous 
seconds, there must be at least [C,/T,]  - 1 complete cy- 
cles of task j, as illustrated in Fig. 15. In these [C,/T,]  - 1 
complete cycles, the backgrou~ld computatio~l time on 
processors 1,2, ..., j is at least ( [C , /T , ]  - 1) 6 ,  seconds. 
To estimate the background computation time on pro- 
cessors 1,2, ..., j, within A, t A,, we see that Fig. 15 
shows the most unfavorable distribution of background 
computation time in the two cycles at the ends of the C ,  
seconds. We, thus, have the estimation 
( A I  + A,) - ( T j  - aj) ,  T j  - S j  < A,+ A, < 2 T j  - S j  - C j  
background processor time within A, + A, 2 
T j  - Cj ,  2 T j - 6 j Y C j  <Al  $ A 2  i 3 T j - C j  -26, 
I t  follows that g j (C i )  is a lower bound to the background 
computation time on processors 1,2, . .., j within any Ci 
contiguous seconds. This proves the theorem. 
To illustrate the application of Theorem 1, let us con- 
sider the problem of scheduling three tasks with TI = 3, 
C ,  = 2, T ,  = 4, C ,  = 3, and T ,  = 7 on two processors. 
We want to estimate the value of C,  such that the dead- 
line scheduling algorithm is applicable. We have 
6 ,  = T ,  - C2 + gl(C2) 
= 4 - 3 + g1(3) 
= 4 - 3 + 1 = 2  
6 ,  = inax (g1(T3), g2(T3)) 
= n1.X (gi(7), &(7))  
= max (2,3)  
= 3 
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L J Y 
Ci SECONDS 
Fig. 15. Background computation time within C i  
As it turns out, the largest possible value of C,, such that 
the period-driven scheduling algorithm is feasible, is also 
3, so the deadline-driven and period-driven scheduling 
algorithms are equally efficient for this situation. 
It is interesting to compare the lower bound in Theo- 
rem 1 and the actual largest possible value of C,,. Some 
results are tabulated in Table 5. 
The results in Theorem 1 can be applied to the general 
case when m tasks are to be scheduled on n processors. 
After computing Sn+, according to Theorem 1, we can 
lower-bound the background computation time on pro- 
cessors 1,2, .. ., m in every cycle of task n + 2 by 
Similarly, we can have 
and so on. As can be expected, such lower bounds de- 
teriorate very rapidly as the number of tasks increases. 
c. Deadline-driven scheduling algorithm for multi- 
processors. We want to investigate now the deadline 
scheduling algorithm for multiprocessors. Unfortunately, 
we have not yet been able to obtain a necessary and 
sufficient condition on the feasibility of the algorithm. 
Neither were we able to obtain a sufficient condition 
similar to Theorem 1. However, there are some interest- 
ing observations. 
First, we note that the deadline-driven scheduling 
algorithm is not always optimum, as the following ex- 
ample illustrates. Let T1 = 4, C1 = 3, T, = 4, C, = 3, 
T ,  = 5, and C, = 2.5. The utilization factor will be 100% 
if these three tasks can be scheduled on two processors. 
It is easy to see that for this set of tasks the deadline 
Table 5. Comparison of lower bound and actual back- 
ground computation time for period-driven scheduling 
of n + 1 iasks on n processors 
scheduling algorithm is not feasible. However, these 
three tasks can be scheduled on two processors, as shown 
in Fig. 16. 
Second, unlike the single-processor case, the deadline 
scheduling algorithm is not always superior to the period- 
driven scheduling algorithm. In other words, there are 
examples in which the period-driven schedule is feasible 
while the deadline scheduling algorithm is not. Although 
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I . I n  + 1 TASK 1 
3 3 3 3 3 
I I n ,  1 ,  1 TASK 2 
3 0.5 2.5 3 1 2  3 
h - h  - I I I- 4 TASK 3 
1 1.5 0.5 2 2.5 1.5 1 
Fig. 16. A feasible schedule for three tasks with 100% 
utilization of two processors: TI = 4, C1 = 3, Tz = 4, 
Cz = 3, T3 = 5, C3 = 2.5 
this might sound surprising at first, a moment of reflec- 
tion indicates that indeed this should have been antici- 
pated. Without complete knowledge of the future timing 
structure of the tasks to be scheduled, both the period- 
driven and deadline-driven scheduling algorithms make 
their decisions on the basis of some local information. 
Therefore, we should not expect one scheduling algorithm 
to be always better than another. Table 6 contains some 
comparison. 
In view of the results in Table 6, we conjecture that 
there is no particular advantage in employing the dead- 
line scheduling algorithm in the case of multiprocessors. 
d. Conclusion. Many problems concerning scheduling 
algorithms for multiprocessors in a hard real-time envi- 
ronment are still open for further investigation, for ex- 
ample, proving or disproving the existence of optimum 
scheduling algorithms and finding such algorithms if 
they do exist. One difficulty in designing "good" schedul- 
ing algorithms is the problem of predicting the global 
timing structures of the tasks on the basis of some local 
information (e.g., the deadlines of the current requests). 
Both the period-driven scheduling algorithm and the 
deadline-driven scheduling algorithm offer some very 
simple decision rules for scheduling a set of tasks on 
several processors. However, we have not yet obtained 
any measurement on the effectiveness of the algorithms 
as compared to other scheduling algorithms. 
8. Information Systems: Scheduling Algorithms for 
Hard Real-Time Multiprogramming of a Single 
Processor, c. L. L;U 
a. Introduction. In SPS 37-59, Vol. 11, pp. 4854, 
Layland studied an algorithmic method for scheduling 
tasks with periodic requests on a time-shared computer. 
In this article, another algorithmic method is proposed 
for single processors and investigated. This method is 
optimum in the sense that if a set of tasks can be sched- 
uled by some algorithmic method, it can also be scheduled 
by this method. In other words, the least upper bound 
on processor efficiency using this algorithm is uniformly 
loo%, and this efficiency can be attained by adjusting 
Table 6. Comparison of period-driven and deadline-driven scheduling 
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Number 
of 
processors 
2 
2 
2 
2 
2 
2 
4 
Number 
of 
jobs 
3 
3 
3 
3 
3 
3 
5 
T ,  
4 
4 
3 
4 
5 
20 
5 
7 
5 
7 
5 
3 1 
3 
5 
13 
25 
Ci 
3 
3 
2 
3 
4 
17  
2 
2 
2 
2 
4 
2 7  
2 
4 
11 
21 
T.+i 
5 
7 
30 
9 
15 
4 1 
41 
Maximum Cn+i using Maximum Cn+i using 
period-driven deadline-driven 
scheduling algorithm scheduling algorithm 
1 2 
3 3 
8 9 
7 7 
11 11 
11 9 
21 1 7  
either the period or the computation time of any one of PROCESSOR t2 t3 
the tasks to be scheduled. I REQUESTS OF: 
P--+ l OVERFLOW 2 TASK 1 
We follow the assumptions discussed in SPS 37-59, 
Vol. 11, on the hard real-time environment. We shall 
refer to the scheduling algorithm in that article as the 
period-driven schedzcling algorithm because priorities 
are assigned to tasks according to their periods. When a 
set of tasks are scheduled by some scheduling algorithm, 
we say that there is an overflow at time t if a request 
that should have been satisfied by time t was not satisfied 
at that time. For a given set of tasks, a scheduling al- 
gorithm is said to be feasible if the tasks are scheduled 
such that no overflow occurs. 
b. Deadline scheduling algorithm.. W e  define a 
deadline-driven scheduling algorithm as one in which 
priorities are assigned to tasks according to the dead- 
lines of their current requests. A task will be assigned the 
highest priority if the deadline of its current request is 
the nearest, and will be assigned the lowest priority if 
the deadline of its current request is the farthest. At any 
instant, the task of the highest priority with a yet unful- 
filled request will be executed. Such a method of assign- 
ing priorities to the tasks is a dynamic one, in contrast to 
a static assignment in which priorities of tasks do not 
change with time. 
Given a set of tasks with periods T I ,  T,, ..., T,, and 
computation time C,, C,, ..., C,,, we want to establish a 
necessary and sufficient condition for the feasibility of 
the deadline-driven scheduling algorithm. We have first 
a lemma: 
c 'b ,, I I 
I TASK 2 
TASK 3 
I I .  I I 
I I I t I 
1 I ! I rn 2- TASK rn 
I I I I 
Fig. 17. Processing overflow following a 
processor idle period 
t ,  and t, denote the beginning and the end, respectively, 
of the processor idle-period closest to t ,  (that is, there is 
no processor idle-time between t, and t,). The situation 
is illustrated in Fig. 17, where the request-times of the 
first request of the m tasks after the processor idle-period 
are denoted t,, tb, . . .,till. 
Suppose that from t ,  on we move all requests of task 1 
up so that t, will coincide with t,. Since there was no 
processor idle-time between t, and t3,  there will be no 
processor idle-time after t ,  is moved up. Moreover, an 
overflow will occur either at or before t,. Repeating the 
same argument for all other tasks, we conclude that if 
all tasks are initiated at t,, there will be an overflow with 
no processor idle-period prior to it. However, this is a 
contradiction to the assunlption that starting at time 0 
there is a processor idle-period prior to an overflow. This 
proves Lemma 1. 
We are now ready to establish the following theorem: 
Theorem 1 .  For a given set of nz tasks, the deadline- 
Lenonza 1 .  When the deadline-driven scheduling al- driven schedulillg algorithm is feasible if and only if 
gorithm is used to schedule a set of tasks on a single 
processor, there is no processor idle-time prior to an 
overflow. 
Proof. Suppose that there are processor idle-periods Proof. To show the necessity, let us calculate the 
prior to an overflow. To be specific, starting at time 0, let total demand of computation time by all tasks between 
t, denote the time at which an overflow occurs, and let t = 0 and t = T I T ,  . . .  T,,,, which is 
If the total demand exceeds the available processor time, that is, if 
(T,T,, . . ., TI,,) C, + (TIT3, .. ., T,,,) C,  + . . . + (TIT2,  . . ., TI!,-,) C,,, > TIT,, . . ., T,,, (1) 
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there is clearly no feasible scheduling algorithm. Ine- 
quality (1) can be written as 
To show the sufficiency, let us assume that the condition 
is satisfied and yet the scheduling algorithm is not fea- 
sible. That is, there is an overflow between t = 0 and 
t = T I T ,  . . .  T,,,,. Moreover, according to Lemlna 1, there 
is a time (0 _< T _< T I T ,  . . . T,,,) at which there is an over- 
flow with no processor idle-time between 0 and T .  To 
be specific, let a,, az, . ., b,, Z??, . . . denote the request- 
times of the m tasks inlil~ediately prior to T ,  where al, a,;. . 
are the request-times of tasks with deadlines at T ,  and 
b,, b2, . . .  are the request-times of tasks with deadlines 
beyond T .  This situation is illustrated in Fig. 18. 
In the following, we use [XI to denote the greatest 
integer less than x. We examine two cases: 
Case 1. None of the computations requested at I?,, b?, 
is carried out before T .  In this case, the total demand of 
conlputation time between 0 and T is 
Since there is no processor idle-period, we have 
I I 
Fig. 18. Processing overiiow at fime T 
I 
I 
I 
I I 
I I I 
REQUESTS WITH DEADLINES AT al AND a3 WERE 
FULFILLED BEFORE T'  
Fig. 19. Processing overflow at time T without 
execution of {b i )  following T' 
Since 
we have 
which is a contradictioil to Illequality (I). 
Case 2. Some of the computations requested at b,, b,, 
were carried out before T .  Since an overflow occurs at 
T ,  there must exist a point T' such that none of the re- 
quests at b,, Z?, . . . is carried out within the interval 
T ' S  t _< T. In other words, within T'< t 5 T,  only those 
requests with deadlines at or before T will be executed, 
as illustrated in F i g  19. Moreover, the fact that one or 
more of the tasks having requests at the bi7s is executed 
until t =T' means that all those requests initiated before 
T' with deadlines at or before T have been fulfilled be- 
fore T'. Therefore, the total demand of processor time 
within T' 5 t 5 T is less than or equal to 
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That an overflow occurs at T means that 
which implies again 
and we have a contradiction to Inequality (1). Theorem 1 
is proved. 
Corolkry 1-1. The deadline-driven scheduling algo- 
rithm is optimum. 
Proof. No scheduling algorithm at all is feasible for a 
set of tasks if 
which is the converse of the necessary and sufficient 
conditions for the deadline-driven algorithm to work. 
c. Combination of period-driuen and deadline-driven 
scheduling algorithm. We now derive the necessary and 
sufficient condition for the feasibility of a class of 
scheduling algorithms which are combinations of the 
period-driven scheduling algorithm and the deadline- 
driven scheduling algorithm. We call such a scheduling 
algorithm a mixed scheduling algorithm. The study of the 
mixed algorithms is motivated by the observation that 
the interrupt hardware of present-day computers acts as 
a fixed-priority scheduler. The deadline-driven scheduler 
could perhaps be best implemented as a software sched- 
uler for the slower tasks. This implementation should be 
considerably cheaper than a hardware deadline-driven 
scheduler, and, as will be seen, will provide most of the 
advantages of one. To be specific, let tasks 1, 2, ..., k, 
the k tasks of shortest periods, be scheduled according 
to the period-driven scheduling algorithm, and let the 
remaining tasks, tasks k + 1, k + 2, . . ., m, be scheduled 
according to the deadline-driven scheduling algorithm 
when the processor is not occupied by tasks 1,2, . . . , k. 
Let a(t) be a non-decreasing function of t; a(t) is said 
to be sublinear if, for all t and all T, 
We define the availability function of a processor for 
a set of tasks as the accumulated processor time from 
0 to t available to this set of tasks. Suppose that k tasks 
have been scheduled on a processor by the period-driven 
scheduling algorithm. We let ak(t) denote the availability 
function of the processor for tasks k + 1, k + 2, -.., m. 
Clearly, ak(t) is non-decreasing. 
Lemma 2. ak(t) is sublinear. 
Proof. Use the critical time zone argument as in SPS 
37-59, Vol. 11, pp. 48-54. 
Lentma 3. If a set of tasks are scheduled by the deadline- 
driven scheduling algorithm on a processor whose avail- 
ability function is sublinear, then there is no processor 
idle-period prior to an overflow. 
Proof. Similar to that of Lemma 1. 
Theorenz 2. A necessary and sufficient condition for the 
feasibility of the deadline-driven scheduling algorithm 
with respect to a processor with availability function ak(t) is 
for all t's which are multiples of Tk+l, or of Tk+2,. ., or of TI,,. 
Proof. The proof is quite similar to that of Theorem 1. 
To show the necessity, we observe that at any moment, the 
total demand of processor time cannot exceed the total 
available processor time. Thus, we must have 
for all t .  
To show the sufficiency, we assume that the condition 
stated in the theorem is satisfied and yet there is an over- 
flow at T. We examine the two cases considered in the 
proof of Theorem 1. For case 1, we have the inequality 
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which is a contradiction to our assun~ption. Note that T is multiple of T b l ,  or Tk+,, ..., or Tqn. For case 2, we have the 
inequality 
Let E be the smallest non-negative quantity such that T - T' - E is a multiple of T,-l, or Tk-,, ..., or T,,,. We have 
T - T'- E T - T '  T - T ' - E  T - T' T - T'- E T - T' [ T r l  ] = [ T I  ' [ Tk-2 ] = [ T I  [ T I  ] = [TI 
and thus 
[ T I  ] C + [ - T '  T - TI- E Tb2 ] Ckt, + . - + [ ] C,,, > a, (T - T') and > a, (T - T' - E )  
which is a contradiction to our assumption. Since 
d. A special case of the mired scheduling algorithm. 
Although the result in Theorem 2 is a useful general result, 
its application involves the solution of a large set of 
inequalities. We investigate now a special case in which and 
three tasks are scheduled by the mixed scheduling 
algorithm such that the task with the shortest period is 
scheduled by the period-driven scheduling and the other f (t, T I ,  C I )  > [$I ( T I  - Cl) 
two tasks are scheduled by the deadline-driven scheduling 
algorithm. We want to illustrate how sufficient conditions Inequality (2)  is implied either by 
on feasibility can be derived from the result in Theorem 2. 
We have: 
Theorem 3. If 
then the mixed scheduling algorithm is feasible. (4) 
PTOO~.  According to Theorem 2, a necessary and suffi- 
- 
cient condition for the mixed scheduling algorithm to be Since feasible is 
(2)  [$I ( T I  - Cl)  + 
for all t's which are n~ultiples of T ,  or T,;f(t, A, B) denotes = [ & ] c l + t -  [k] 
{ x )  denotes x - 1x1, the fractional part of x.  
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Inequality (3) is implied by Theorem 4. If the following three inequalities hold, 
which, in turn, is implied by 
which can be written as 
then the mixed scheduling algorithm is feasible. 
P T O O ~ .  TO simplify the notations, let k = [T,/T,]. Ac- 
cording to Theorem 2, the following two inequalities must 
be satisfied: Since 
iC, + [$] C,  5 a., ( i  T,), i = l ,2 ,  . . .  
for all t's which are multiples of T ,  or T,, we conclude 
that Inequality (3) is implied by the inequality 
Since Since j al(T,) al(jT,) for any j 2 0, the inequality 
implies all inequalities of the form Inequality (4) is implied by 
We now claim that Inequality (8) ,  together with 
which is, in turn, implied by 
implies all inequalities in Inequality (6). Let 
which can be written 
Then i > pk. Let i = pk + d, d > 0. Addition of Inequali- 
ties (8) and (9)  weighted by d and p, respectively, gives Again, Inequality (5) is implied by 
(pk + d)  C,  + PC, i p al(kT,) + d a,(T,) 
I a, (pk T,) + al(d T,) 
i a1 ( (pk  + d )  Tz) which proves the result. We also have: 
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That is, 
We show next that the inequality 
implies all inequalities in Inequality (2). Since i(k + I) 
2 [iT,/T,], the inequality 
implies 
which in turn implies 
The theorem is proved. 
e.  Comparison and comment. The constraints developed 
by Theorems 2 to 4 strongly suggest that 100% utilization 
is not achievable universally by the mixed scheduling 
algorithm. The following simple example will illustrate: 
Let Tl = 3, T ,  = 4, T ,  = 5, and C, = C, = 1. Since a,(20) 
= 13, it can be easily seen that the maximum allowable 
C, = 2. The corresponding utilization factor is 
If these three tasks are scheduled by the deadline 
scheduling algorithm, C, can increase to 2.0833 . . . and 
achieve 100% utilization. If they are all scheduled by 
the period-driven scheduling algorithm, C, is restricted 
to 1 or less and utilization is restricted to at most 
which is only slightly greater than the worst-case three- 
task utilization bound. 
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Although a closed-form expression for the least upper 
bound to processor utilization has not been found for the 
mixed scheduling algorithm, this example strongly sug- 
gests that the bound is considerably less restrictive for 
the mixed algorithm than for the period-driven algorithm. 
The mixed algorithm may thus be appropriate for many 
applications, since it can be implemented via the interrupt 
hardware of present day computers, and provides most of 
the capability of the fully deadline-driven algorithm. 
€3. Communications Elements Research 
1. Improved RF Calibration Techniques: System- 
Operating Noise-Temperature Calibrations of 
the JPL Research Cones, C. T. Sfelzried 
The system-operating noise-temperature performance 
of the low-noise research cones is reported. The operat- 
ing noise-temperature calibrations are performed with 
the ambient termination technique (SPS 37-42, Vol. 111, 
pp. 25-32). The principal advantage of this method is 
the stability and reliability of the ambient termination. 
The research cones using this operational technique 
during this reporting period are: 
(1) S-band planetary radar (SPR) cone. 
(2) S-band research operational (SRO) cone. 
(3) S-band cassegrain ultra (SCU) cone. 
These cones are operated at the DSS 13 and 14 antennas 
in a cassegrain c0nfiguration.l The calibration param- 
eters of the JPL research cones are summarized in 
Table 7. 
The averaged operating noise-temperature calibrations 
were taken for the various research cone configurations 
during the period June 1 through October 1, 1969. The 
various cases are defined in Table 8. The calibrations 
are presented in Table 9. The data taken at DSS 14 
with maser 2 (cases 7 and 8) used an aperture load placed 
in position by hand over the horn opening. 
The operating noise-temperature data were reduced 
with JPL computer program I D  5841000, CTS 20B. The 
indicated errors in Table 9 are the standard deviation 
of the individual measurements and of the means, and 
'The calibration data were taken by Goldstone DSCC personnel at 
the stations indicated. 
